High-speed VLSI architecture for parallel Reed-Solomon decoder

Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder. IEEE Trans. VLSI Syst., 11(2):288-294, 2003. [doi]

Authors

Hanho Lee

This author has not been identified. Look up 'Hanho Lee' in Google