High-speed VLSI architecture for parallel Reed-Solomon decoder

Hanho Lee. High-speed VLSI architecture for parallel Reed-Solomon decoder. IEEE Trans. VLSI Syst., 11(2):288-294, 2003. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.