A power-and-area efficient 10 × 10 Gb/s bootstrap transceiver in 40 nm CMOS for reference-less and lane-independent operation

Joon-Yeong Lee, Kwangseok Han, Taeho Kim, Sangeun Lee, Jeong-Sup Lee, Taehun Yoon, Jinho Park, Hyeon-Min Bae. A power-and-area efficient 10 × 10 Gb/s bootstrap transceiver in 40 nm CMOS for reference-less and lane-independent operation. In 2015 IEEE Custom Integrated Circuits Conference, CICC 2015, San Jose, CA, USA, September 28-30, 2015. pages 1-4, IEEE, 2015. [doi]

Authors

Joon-Yeong Lee

This author has not been identified. Look up 'Joon-Yeong Lee' in Google

Kwangseok Han

This author has not been identified. Look up 'Kwangseok Han' in Google

Taeho Kim

This author has not been identified. Look up 'Taeho Kim' in Google

Sangeun Lee

This author has not been identified. Look up 'Sangeun Lee' in Google

Jeong-Sup Lee

This author has not been identified. Look up 'Jeong-Sup Lee' in Google

Taehun Yoon

This author has not been identified. Look up 'Taehun Yoon' in Google

Jinho Park

This author has not been identified. Look up 'Jinho Park' in Google

Hyeon-Min Bae

This author has not been identified. Look up 'Hyeon-Min Bae' in Google