A 5.4-Gb/s Clock and Data Recovery Circuit Using Seamless Loop Transition Scheme With Minimal Phase Noise Degradation

Won Young Lee, Lee-Sup Kim. A 5.4-Gb/s Clock and Data Recovery Circuit Using Seamless Loop Transition Scheme With Minimal Phase Noise Degradation. IEEE Trans. on Circuits and Systems, 59-I(11):2518-2528, 2012. [doi]

Authors

Won Young Lee

This author has not been identified. Look up 'Won Young Lee' in Google

Lee-Sup Kim

This author has not been identified. Look up 'Lee-Sup Kim' in Google