The following publications are possibly variants of this publication:
- Compiler-managed register file protection for energy-efficient soft error reductionJongeun Lee, Aviral Shrivastava. aspdac 2009: 618-623 [doi]
- A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register FilesJongeun Lee, Aviral Shrivastava. tcad, 29(7):1018-1027, 2010. [doi]
- Compiler-directed soft error resilience for lightweight GPU register file protectionHongjune Kim, Jianping Zeng, Qingrui Liu, Mohammad Abdel-Majeed, Jaejin Lee, Changhee Jung. PLDI 2020: 989-1004 [doi]
- Register File Power Reduction Using Bypass Sensitive CompilerSanghyun Park, Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek, Eugene Earlie. tcad, 27(6):1155-1159, 2008. [doi]
- PALF: compiler supports for irregular register files in clustered VLIW DSP processorsYung-Chia Lin, Yi-Ping You, Jenq Kuen Lee. concurrency, 19(18):2391-2406, 2007. [doi]