Logic decomposition during technology mapping

Eric Lehman, Yosinatori Watanabe, Joel Grodstein, Heather Harkness. Logic decomposition during technology mapping. IEEE Trans. on CAD of Integrated Circuits and Systems, 16(8):813-834, 1997. [doi]

Abstract

Abstract is missing.