A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hao Li, Shuai Chen, Liqiong Yang, Rui Bai, Weiwu Hu, Freeman Y. Zhong, Samuel Palermo, Patrick Yin Chiang. A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOS. In Symposium on VLSI Circuits, VLSIC 2014, Digest of Technical Papers, Honolulu, HI, USA, June 10-13, 2014. pages 1-2, IEEE, 2014. [doi]

This author has not been identified. Look up 'Hao Li' in GoogleThis author has not been identified. Look up 'Shuai Chen' in GoogleThis author has not been identified. Look up 'Liqiong Yang' in GoogleThis author has not been identified. Look up 'Rui Bai' in GoogleThis author has not been identified. Look up 'Weiwu Hu' in GoogleThis author has not been identified. Look up 'Freeman Y. Zhong' in GoogleThis author has not been identified. Look up 'Samuel Palermo' in GoogleThis author has not been identified. Look up 'Patrick Yin Chiang' in Google

runs on WebDSL