The following publications are possibly variants of this publication:
- Multi-bit-width CNN Accelerator with Systolic-in-Systolic Dataflow and Single DSP Multiple Multiplication SchemeMingqiang Huang, Yucen Liu, Sixiao Huang, Kai Li, Qiuping Wu, Hao Yu 0001. fpga 2023: 229 [doi]
- Compressed CNN Training with FPGA-based AcceleratorKaiyuan Guo, Shuang Liang, Jincheng Yu, Xuefei Ning, Wenshuo Li, Yu Wang, Huazhong Yang. fpga 2019: 189 [doi]
- LPAC: A Low-Precision Accelerator for CNN on FPGAsTianyu Zhang, Tiantian Han, Lu Tian, Yi Li, Xijie Jia, Guangdong Liu, Pingbo An, Yingran Tan, Lingzhi Sui, Shaoxia Fang, Dongliang Xie, Michaela Blott, Yi Shan. fpga 2020: 316 [doi]
- Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAsYifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma 0003, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees A. Vissers, John Wawrzynek, Kurt Keutzer. fpga 2019: 23-32 [doi]