A compact low-power VLSI architecture for real-time sleep stage classification

Peter Zhi Xuan Li, Hossein Kassiri, Roman Genov. A compact low-power VLSI architecture for real-time sleep stage classification. In IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montréal, QC, Canada, May 22-25, 2016. pages 1314-1317, IEEE, 2016. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.