An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator without Accuracy Loss in 28nm CMOS

Ziyu Li, Weiwei Shan, Chengjun Wu, Haitao Ge, Jun Yang 0006. An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator without Accuracy Loss in 28nm CMOS. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2021, Busan, Korea, Republic of, November 7-10, 2021. pages 1-3, IEEE, 2021. [doi]

Authors

Ziyu Li

This author has not been identified. Look up 'Ziyu Li' in Google

Weiwei Shan

This author has not been identified. Look up 'Weiwei Shan' in Google

Chengjun Wu

This author has not been identified. Look up 'Chengjun Wu' in Google

Haitao Ge

This author has not been identified. Look up 'Haitao Ge' in Google

Jun Yang 0006

This author has not been identified. Look up 'Jun Yang 0006' in Google