The following publications are possibly variants of this publication:
- A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS TechnologyShuai Yuan, Liji Wu, Ziqiang Wang, Xuqiang Zheng, Chun Zhang, Zhihua Wang. tcas, 63-I(7):939-949, 2016. [doi]
- A 5-50 Gb/s quarter rate transmitter with a 4-tap multiple-MUX based FFE in 65 nm CMOSXuqiang Zheng, Chun Zhang, Fangxu Lv, Feng Zhao, Shigang Yue, Ziqiang Wang, Fule Li, Zhihua Wang. esscirc 2016: 305-308 [doi]
- Design of 56 Gb/s PAM4 wire-line receiver with ring VCO based CDR in a 65 nm CMOS technologyFangxu Lv, Jianye Wang, Dengjie Wang, Yongcong Liu, Ziqiang Wang. asicon 2017: 537-540 [doi]
- 4×25 Gb/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS TechnologyPing-Chuan Chiang, Jhih-Yu Jiang, Hao-Wei Hung, Chin-Yang Wu, Gaun-Sing Chen, Jri Lee. jssc, 50(2):573-585, 2015. [doi]
- Silicon Photonic Transceiver Circuits With Microring Resonator Bias-Based Wavelength Stabilization in 65 nm CMOSCheng Li, Rui Bai, Ayman Shafik, Ehsan Zhian Tabasy, Binhao Wang, Geng Tang, Chao Ma, Chin-Hui Chen, Zhen Peng, Marco Fiorentino, Raymond G. Beausoleil, Patrick Chiang, Samuel Palermo. jssc, 49(6):1419-1436, 2014. [doi]