True hardware random number generation implemented in the 32-nm SOI POWER7+ processor

John S. Liberty, Adrian Barrera, David W. Boerstler, Thomas B. Chadwick, Scott R. Cottier, H. Peter Hofstee, Julie A. Rosser, Marty L. Tsai. True hardware random number generation implemented in the 32-nm SOI POWER7+ processor. IBM Journal of Research and Development, 57(6), 2013. [doi]

Authors

John S. Liberty

This author has not been identified. Look up 'John S. Liberty' in Google

Adrian Barrera

This author has not been identified. Look up 'Adrian Barrera' in Google

David W. Boerstler

This author has not been identified. Look up 'David W. Boerstler' in Google

Thomas B. Chadwick

This author has not been identified. Look up 'Thomas B. Chadwick' in Google

Scott R. Cottier

This author has not been identified. Look up 'Scott R. Cottier' in Google

H. Peter Hofstee

This author has not been identified. Look up 'H. Peter Hofstee' in Google

Julie A. Rosser

This author has not been identified. Look up 'Julie A. Rosser' in Google

Marty L. Tsai

This author has not been identified. Look up 'Marty L. Tsai' in Google