True hardware random number generation implemented in the 32-nm SOI POWER7+ processor

John S. Liberty, Adrian Barrera, David W. Boerstler, Thomas B. Chadwick, Scott R. Cottier, H. Peter Hofstee, Julie A. Rosser, Marty L. Tsai. True hardware random number generation implemented in the 32-nm SOI POWER7+ processor. IBM Journal of Research and Development, 57(6), 2013. [doi]

No reviews for this publication, yet.