Soft-Error Hardening Designs of Nanoscale CMOS Latches

Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi. Soft-Error Hardening Designs of Nanoscale CMOS Latches. In 27th IEEE VLSI Test Symposium, VTS 2009, May 3-7, 2009, Santa Cruz, California, USA. pages 41-46, IEEE Computer Society, 2009. [doi]

Authors

Sheng Lin

This author has not been identified. Look up 'Sheng Lin' in Google

Yong-Bin Kim

This author has not been identified. Look up 'Yong-Bin Kim' in Google

Fabrizio Lombardi

This author has not been identified. Look up 'Fabrizio Lombardi' in Google