Power-efficient and slew-aware three dimensional gated clock tree synthesis

Minghao Lin, Heming Sun, Shinji Kimura. Power-efficient and slew-aware three dimensional gated clock tree synthesis. In 2016 IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016, Tallinn, Estonia, September 26-28, 2016. pages 1-6, IEEE, 2016. [doi]

Abstract

Abstract is missing.