The following publications are possibly variants of this publication:
- DIMC: 2219TOPS/W 2569F2/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic HardwareDewei Wang, Chuan-Tung Lin, Gregory K. Chen, Phil C. Knag, Ram Kumar Krishnamurthy, Mingoo Seok. isscc 2022: 266-268 [doi]
- Approximate Adder Tree Design with Sparsity-Aware Encoding and In-Memory Swapping for SRAM-based Digital Compute-In-Memory MacrosMing-Guang Lin, Jiing-Ping Wang, Cheng-Yang Chang, An-Yeu Andy Wu. aicas 2024: 362-366 [doi]
- A 28 nm 16 Kb Bit-Scalable Charge-Domain Transpose 6T SRAM In-Memory Computing MacroJiahao Song, Xiyuan Tang, Xin Qiao, Yuan Wang 0001, Runsheng Wang, Ru Huang. tcasI, 70(5):1835-1845, May 2023. [doi]
- VCCIM: a voltage coupling based computing-in-memory architecture in 28 nm for edge AI applicationsAn Guo, Chen Xue, Xi Chen, Xin Si. ccfthpc, 4(4):407-420, December 2022. [doi]
- ADCIM: scalable construction of approximate digital compute-in-memory MACRO for energy-efficient attention computationXu Zhang, Yuan Cheng, Dingyang Zou, Ke Gu, Meiqi Wang, Zhongfeng Wang. jsa, 167:103512, 2025. [doi]