Optimal layout of hexagonal minimum spanning trees in linear time [VLSI]

Guo-Hui Lin, Guoliang Xue. Optimal layout of hexagonal minimum spanning trees in linear time [VLSI]. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 633-636, IEEE, 2000. [doi]

Abstract

Abstract is missing.