Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures

Xinhan Lin, Shouyi Yin, Leibo Liu, Shaojun Wei. Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures. In 21st Asia and South Pacific Design Automation Conference, ASP-DAC 2016, Macao, Macao, January 25-28, 2016. pages 456-461, IEEE, 2016. [doi]

Authors

Xinhan Lin

This author has not been identified. Look up 'Xinhan Lin' in Google

Shouyi Yin

This author has not been identified. Look up 'Shouyi Yin' in Google

Leibo Liu

This author has not been identified. Look up 'Leibo Liu' in Google

Shaojun Wei

This author has not been identified. Look up 'Shaojun Wei' in Google