The following publications are possibly variants of this publication:
- Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable ArchitecturesShouyi Yin, Xinhan Lin, Leibo Liu, Shaojun Wei. tpds, 27(11):3199-3213, 2016. [doi]
- Exploiting Outer Loop Parallelism of Nested Loop on Coarse-Grained Reconfigurable ArchitecturesDajiang Liu, Shouyi Yin, Leibo Liu, Shaojun Wei. fccm 2014: 32 [doi]
- Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable ArchitecturesShouyi Yin, Dajiang Liu, Yu Peng, Leibo Liu, Shaojun Wei. tvlsi, 24(2):507-520, 2016. [doi]
- Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable ArchitecturesDajiang Liu, Shouyi Yin, Yu Peng, Leibo Liu, Shaojun Wei. tvlsi, 23(11):2581-2594, 2015. [doi]