Minimizing clock latency range in robust clock tree synthesis - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Wen-Hao Liu, Yih-Lang Li, Hui-Chi Chen. Minimizing clock latency range in robust clock tree synthesis. In Proceedings of the 15th Asia South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, January 18-21, 2010. pages 389-394, IEEE, 2010. [doi]

This author has not been identified. Look up 'Wen-Hao Liu' in GoogleThis author has not been identified. Look up 'Yih-Lang Li' in GoogleThis author has not been identified. Look up 'Hui-Chi Chen' in Google

runs on WebDSL