Hung-Chih Liu, Zwei-Mei Lee, Jieh-Tsorng Wu. A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration. J. Solid-State Circuits, 40(5):1047-1056, 2005. [doi]
No references recorded for this publication.
No citations of this publication recorded.