A ReRAM Macro Using Dynamic Trip-Point-Mismatch Sampling Current-Mode Sense Amplifier and Low-DC Voltage-Mode Write-Termination Scheme Against Resistance and Write-Delay Variation

Chieh-Pu Lo, Wen-Zhang Lin, Wei-Yu Lin, Huan-Ting Lin, Tzu-Hsien Yang, Yen-Ning Chiang, Ya-Chin King, Chrong Jung Lin, Yu-Der Chih, Tsung-Yung Jonathon Chang, Meng-Fan Chang. A ReRAM Macro Using Dynamic Trip-Point-Mismatch Sampling Current-Mode Sense Amplifier and Low-DC Voltage-Mode Write-Termination Scheme Against Resistance and Write-Delay Variation. J. Solid-State Circuits, 54(2):584-595, 2019. [doi]

Authors

Chieh-Pu Lo

This author has not been identified. Look up 'Chieh-Pu Lo' in Google

Wen-Zhang Lin

This author has not been identified. Look up 'Wen-Zhang Lin' in Google

Wei-Yu Lin

This author has not been identified. Look up 'Wei-Yu Lin' in Google

Huan-Ting Lin

This author has not been identified. Look up 'Huan-Ting Lin' in Google

Tzu-Hsien Yang

This author has not been identified. Look up 'Tzu-Hsien Yang' in Google

Yen-Ning Chiang

This author has not been identified. Look up 'Yen-Ning Chiang' in Google

Ya-Chin King

This author has not been identified. Look up 'Ya-Chin King' in Google

Chrong Jung Lin

This author has not been identified. Look up 'Chrong Jung Lin' in Google

Yu-Der Chih

This author has not been identified. Look up 'Yu-Der Chih' in Google

Tsung-Yung Jonathon Chang

This author has not been identified. Look up 'Tsung-Yung Jonathon Chang' in Google

Meng-Fan Chang

This author has not been identified. Look up 'Meng-Fan Chang' in Google