The following publications are possibly variants of this publication:
- Design Techniques for a Mixed-Signal I/Q 32-Coefficient Rx-Feedforward Equalizer, 100-Coefficient Decision Feedback Equalizer in an 8 Gb/s 60 GHz 65 nm LP CMOS ReceiverChintan Thakkar, Nathan Narevsky, Christopher D. Hull, Elad Alon. jssc, 49(11):2588-2607, 2014. [doi]
- Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS TechnologyJaeduk Han, Yue Lu, Nicholas Sutardja, KwangMo Jung, Elad Alon. jssc, 51(4):871-880, 2016. [doi]
- A 10 Gb/s 45 mW Adaptive 60 GHz Baseband in 65 nm CMOSChintan Thakkar, Lingkai Kong, KwangMo Jung, Antoine Frappe, Elad Alon. jssc, 47(4):952-968, 2012. [doi]