The following publications are possibly variants of this publication:
- Navigating Register Placement for Low Power Clock Network DesignYongqiang Lu, Chin-Ngai Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu. ieicet, 88-A(12):3405-3411, 2005. [doi]
- Activity-Aware Registers Placement for Low Power Gated Clock Tree ConstructionWeixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu. isvlsi 2007: 383-388 [doi]
- A low power clock network placement frameworkDawei Liu, Qiang Zhou, Yongqiang Lu, Jinian Bian. isqed 2010: 771-776 [doi]
- Navigating registers in placement for clock network minimizationYongqiang Lu, Cliff C. N. Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu. dac 2005: 176-181 [doi]
- Clock Aware Low Power PlacementJinghao Ding, Linhao Lu, Zhaoqi Fu, Jie Ma, Mengshi Gong, Yuanrui Qi, Wenxin Yu. iccad 2023: 1-8 [doi]
- Asynchronous FDRL-Based Low-Latency Computation Offloading for Integrated Terrestrial and Non-Terrestrial Power IoTSifeng Li, Sunxuan Zhang, Zhao Wang, Zhenyu Zhou, Xiaoyan Wang 0003, Shahid Mumtaz, Mohsen Guizani, Valerio Frascolla. network, 37(5):33-41, September 2023. [doi]