Modeling and Testing for Timing Faults in Synchronous Sequential Circuits

Yashwant K. Malaiya, Ramesh Narayanaswamy. Modeling and Testing for Timing Faults in Synchronous Sequential Circuits. IEEE Design & Test of Computers, 1(4):62-74, 1984. [doi]

Abstract

Abstract is missing.