P-channel logic 2 T eDRAM macro with high retention bit architecture

Sivasundar Manisankar, Yeonbae Chung. P-channel logic 2 T eDRAM macro with high retention bit architecture. I. J. Circuit Theory and Applications, 46(7):1416-1425, 2018. [doi]

Abstract

Abstract is missing.