Hardware Architecture of MAP Algorithm for Turbo Codes Implemented in a FPGA

Roberto Ramírez Marín, Andrés David García García, Luis Fernando González Pérez, Javier Eduardo González Villarruel. Hardware Architecture of MAP Algorithm for Turbo Codes Implemented in a FPGA. In 15th International Conference on Electronics, Communications, and Computers (CONIELECOMP 2005), 28 February 2005 - 2 March 2005, Puebla, Mexico. pages 70-75, IEEE Computer Society, 2005. [doi]

Abstract

Abstract is missing.