A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sanu Mathew, Sudhir Satpathy, Vikram Suresh, Mark Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Greg Chen, Ram Krishnamurthy, Vivek De. A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS. In 2016 IEEE Symposium on VLSI Circuits, VLSIC 2016, Honolulu, HI, USA, June 15-17, 2016. pages 1-2, IEEE, 2016. [doi]

This author has not been identified. Look up 'Sanu Mathew' in GoogleThis author has not been identified. Look up 'Sudhir Satpathy' in GoogleThis author has not been identified. Look up 'Vikram Suresh' in GoogleThis author has not been identified. Look up 'Mark Anders' in GoogleThis author has not been identified. Look up 'Himanshu Kaul' in GoogleThis author has not been identified. Look up 'Amit Agarwal' in GoogleThis author has not been identified. Look up 'Steven Hsu' in GoogleThis author has not been identified. Look up 'Greg Chen' in GoogleThis author has not been identified. Look up 'Ram Krishnamurthy' in GoogleThis author has not been identified. Look up 'Vivek De' in Google

runs on WebDSL