The following publications are possibly variants of this publication:
- A 4-fJ/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOSSudhir Satpathy, Sanu K. Mathew, Vikram Suresh, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Gregory K. Chen, Ram K. Krishnamurthy, Vivek K. De. jssc, 52(4):940-949, 2017. [doi]
- An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOSSudhir Satpathy, Sanu K. Mathew, Raghavan Kumar, Vikram B. Suresh, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Ram K. Krishnamurthy, Vivek De. jssc, 54(4):1074-1085, 2019. [doi]
- 16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOSSanu K. Mathew, Sudhir Satpathy, Mark A. Anders, Himanshu Kaul, Steven K. Hsu, Amit Agarwal 0001, Gregory K. Chen, R. J. Parker, Ram K. Krishnamurthy, Vivek De. isscc 2014: 278-279 [doi]
- A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating StrategiesGang Li, Pengjun Wang, Xuejiao Ma, Yijian Shi, Bo Chen, Yuejun Zhang. tvlsi, 29(1):100-111, 2021. [doi]
- 2 regular expression matching accelerator with aging-tolerant low-VMIN circuits in 14nm tri-gate CMOSAmit Agarwal, Steven Hsu, Mark Anders, Sanu Mathew, Gregory K. Chen, Himanshu Kaul, Sudhir Satpathy, Ram Krishnamurthy. vlsic 2016: 1-2 [doi]