A logic-to-logic comparator for VLSI layout verification

Peter M. Maurer, Alexander D. Schapira. A logic-to-logic comparator for VLSI layout verification. IEEE Trans. on CAD of Integrated Circuits and Systems, 7(8):897-907, 1988. [doi]

Authors

Peter M. Maurer

This author has not been identified. Look up 'Peter M. Maurer' in Google

Alexander D. Schapira

This author has not been identified. Look up 'Alexander D. Schapira' in Google