Enabling fast Network-on-Chip topology selection: an FPGA-based runtime reconfigurable prototyper - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Paolo Meloni, Simone Secchi, Luigi Raffo. Enabling fast Network-on-Chip topology selection: an FPGA-based runtime reconfigurable prototyper. In 18th IEEE/IFIP VLSI-SoC 2010, IEEE/IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Madrid, Spain, 27-29 September 2010. pages 43-48, IEEE, 2010. [doi]

This author has not been identified. Look up 'Paolo Meloni' in GoogleThis author has not been identified. Look up 'Simone Secchi' in GoogleThis author has not been identified. Look up 'Luigi Raffo' in Google

runs on WebDSL