A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS

Xiangyu Meng, Weihao Kong, Haifeng Yang, Yecong Li, Xuan Li. A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS. In IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021. pages 1-4, IEEE, 2021. [doi]

Authors

Xiangyu Meng

This author has not been identified. Look up 'Xiangyu Meng' in Google

Weihao Kong

This author has not been identified. Look up 'Weihao Kong' in Google

Haifeng Yang

This author has not been identified. Look up 'Haifeng Yang' in Google

Yecong Li

This author has not been identified. Look up 'Yecong Li' in Google

Xuan Li

This author has not been identified. Look up 'Xuan Li' in Google