Modular Synthesis of Timed Circuits using Partial Order Reduction

Eric Mercer, Chris J. Myers, Tomohiro Yoneda. Modular Synthesis of Timed Circuits using Partial Order Reduction. Electronic Notes in Theoretical Computer Science, 65(6):180-201, 2002. [doi]

Abstract

Abstract is missing.