A Data-Driven Verilog-A ReRAM Model

Ioannis Messaris, Alexander Serb, Spyros Stathopoulos, Ali Khiat, Spyridon Nikolaidis, Themistoklis Prodromakis. A Data-Driven Verilog-A ReRAM Model. IEEE Trans. on CAD of Integrated Circuits and Systems, 37(12):3151-3162, 2018. [doi]

Authors

Ioannis Messaris

This author has not been identified. Look up 'Ioannis Messaris' in Google

Alexander Serb

This author has not been identified. Look up 'Alexander Serb' in Google

Spyros Stathopoulos

This author has not been identified. Look up 'Spyros Stathopoulos' in Google

Ali Khiat

This author has not been identified. Look up 'Ali Khiat' in Google

Spyridon Nikolaidis

This author has not been identified. Look up 'Spyridon Nikolaidis' in Google

Themistoklis Prodromakis

This author has not been identified. Look up 'Themistoklis Prodromakis' in Google