A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques

Takuji Miki, Takashi Morie, Kazuo Matsukawa, Yoji Bando, Takeshi Okumoto, Koji Obata, Shiro Sakiyama, Shiro Dosho. A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques. J. Solid-State Circuits, 50(6):1372-1381, 2015. [doi]

Authors

Takuji Miki

This author has not been identified. Look up 'Takuji Miki' in Google

Takashi Morie

This author has not been identified. Look up 'Takashi Morie' in Google

Kazuo Matsukawa

This author has not been identified. Look up 'Kazuo Matsukawa' in Google

Yoji Bando

This author has not been identified. Look up 'Yoji Bando' in Google

Takeshi Okumoto

This author has not been identified. Look up 'Takeshi Okumoto' in Google

Koji Obata

This author has not been identified. Look up 'Koji Obata' in Google

Shiro Sakiyama

This author has not been identified. Look up 'Shiro Sakiyama' in Google

Shiro Dosho

This author has not been identified. Look up 'Shiro Dosho' in Google