Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Kyungyoul Min, Changsik Yoo. A 1.62/2.7Gbps clock and data recovery with pattern based frequency detector for displayport. IEEE Trans. Consumer Electronics, 56(4):2032-2036, 2010. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: A CMOS 5.4/3.24Gbps dual-rate clock and data recovery design for DisplayPort v1.2Jae Wook Yoo, Tae-Ho Kim, Dong-Kyun Kim, Jin-Ku Kang. socc 2010: 88-91 [doi] A 2.7Gbps & 1.62Gbps dual-mode clock and data recovery for DisplayPort in 0.18μm CMOSSeungWon Lee, Tae-Ho Kim, Jae Wook Yoo, Jin-Ku Kang. socc 2009: 179-182 [doi]
The following publications are possibly variants of this publication: