A verilog-a model for reconfigurable logic gates based on graphene pn-junctions - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sandeep Miryala, Mehrdad Montazeri, Andrea Calimera, Enrico Macii, Massimo Poncino. A verilog-a model for reconfigurable logic gates based on graphene pn-junctions. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 877-880, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

This author has not been identified. Look up 'Sandeep Miryala' in GoogleThis author has not been identified. Look up 'Mehrdad Montazeri' in GoogleThis author has not been identified. Look up 'Andrea Calimera' in GoogleThis author has not been identified. Look up 'Enrico Macii' in GoogleThis author has not been identified. Look up 'Massimo Poncino' in Google

runs on WebDSL