The following publications are possibly variants of this publication:
- Delay model for reconfigurable logic gates based on graphene PN-junctionsSandeep Miryala, Andrea Calimera, Enrico Macii, Massimo Poncino. glvlsi 2013: 227-232 [doi]
- Investigating the behavior of physical defects in pn-junction based reconfigurable graphene devicesSandeep Miryala, Andrea Calimera, Enrico Macii, Massimo Poncino, Leticia Maria Veiras Bolzani Poehls. latw 2013: 1-6 [doi]
- Modeling of Physical Defects in PN Junction Based Graphene DevicesSandeep Miryala, Matheus Oleiro, Letícia Maria Bolzani Pöhls, Andrea Calimera, Enrico Macii, Massimo Poncino. et, 30(3):357-370, 2014. [doi]
- Power modeling and characterization of Graphene-based logic gatesSandeep Miryala, Andrea Calimera, Enrico Macii, Massimo Poncino. patmos 2013: 223-226 [doi]