Practical methodology of post-layout gate sizing for 15 more power saving - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Noriyuki Miura, Naoki Kato, Tadahiro Kuroda. Practical methodology of post-layout gate sizing for 15 more power saving. In Masaharu Imai, editor, Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, Yokohama, Japan, January 27-30, 2004. pages 434-437, IEEE, 2004. [doi]

This author has not been identified. Look up 'Noriyuki Miura' in GoogleThis author has not been identified. Look up 'Naoki Kato' in GoogleThis author has not been identified. Look up 'Tadahiro Kuroda' in Google

runs on WebDSL