Joyati Mondal, Debesh K. Das, Bhargab B. Bhattacharya. Design-for-testability in reversible logic circuits based on bit-swapping. In 24th IEEE Asian Test Symposium, ATS 2015, Mumbai, India, November 22-25, 2015. pages 217-222, IEEE, 2015. [doi]
Abstract is missing.