An FPGA based DPLL with fuzzy logic controllable loop filters

Mohieddin Moradi, Mehdi Ehsanian. An FPGA based DPLL with fuzzy logic controllable loop filters. In 29th International Conference on Microelectronics, ICM 2017, Beirut, Lebanon, December 10-13, 2017. pages 1-4, IEEE, 2017. [doi]

Abstract

Abstract is missing.