A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processor

Haruki Mori, Tomoki Nakagawa, Yuki Kitahara, Y. Kawamoto, K. Takagi, Shusuke Yoshimoto, Shintaro Izumi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processor. In 2015 IEEE Custom Integrated Circuits Conference, CICC 2015, San Jose, CA, USA, September 28-30, 2015. pages 1-4, IEEE, 2015. [doi]

Authors

Haruki Mori

This author has not been identified. Look up 'Haruki Mori' in Google

Tomoki Nakagawa

This author has not been identified. Look up 'Tomoki Nakagawa' in Google

Yuki Kitahara

This author has not been identified. Look up 'Yuki Kitahara' in Google

Y. Kawamoto

This author has not been identified. Look up 'Y. Kawamoto' in Google

K. Takagi

This author has not been identified. Look up 'K. Takagi' in Google

Shusuke Yoshimoto

This author has not been identified. Look up 'Shusuke Yoshimoto' in Google

Shintaro Izumi

This author has not been identified. Look up 'Shintaro Izumi' in Google

Koji Nii

This author has not been identified. Look up 'Koji Nii' in Google

Hiroshi Kawaguchi

This author has not been identified. Look up 'Hiroshi Kawaguchi' in Google

Masahiko Yoshimoto

This author has not been identified. Look up 'Masahiko Yoshimoto' in Google