A 0.3-V Operating, ::::V::::::th::-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Kentaro Kawakami, Junichi Miyakoshi, Shinji Mikami, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto. A 0.3-V Operating, ::::V::::::th::-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond. IEICE Transactions, 89-A(12):3634-3641, 2006. [doi]

Abstract is missing.

runs on WebDSL