Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics

Daniel H. Morris, Uygar E. Avci, Rafael Rios, Ian A. Young. Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics. IEEE J. Emerg. Sel. Topics Circuits Syst., 4(4):380-388, 2014. [doi]

Abstract

Abstract is missing.