Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications

Daniel Morrison, Dennis Delic, Mehmet Rasit Yuce, Jean-Michel Redoute. Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications. IEEE Trans. VLSI Syst., 27(1):103-115, 2019. [doi]

Abstract

Abstract is missing.