Automatic synthesis of gate-level timed circuits with choice

Chris J. Myers, Tomas Rokicki, Teresa H. Y. Meng. Automatic synthesis of gate-level timed circuits with choice. In 16th Conference on Advanced Research in VLSI (ARVLSI 95), March 27-29, 1995, Chapel Hill, North Carolina, USA. pages 42-58, IEEE Computer Society, 1995. [doi]

Authors

Chris J. Myers

This author has not been identified. Look up 'Chris J. Myers' in Google

Tomas Rokicki

This author has not been identified. Look up 'Tomas Rokicki' in Google

Teresa H. Y. Meng

This author has not been identified. Look up 'Teresa H. Y. Meng' in Google