Taesik Na, Jong Hwan Ko, Saibal Mukhopadhyay. Clock Data Compensation Aware Digital Circuits Design for Voltage Margin Reduction. IEEE Trans. on Circuits and Systems, 64-I(9):2401-2413, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.