Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Taesik Na, Jong Hwan Ko, Saibal Mukhopadhyay. Clock Data Compensation Aware Digital Circuits Design for Voltage Margin Reduction. IEEE Trans. on Circuits and Systems, 64-I(9):2401-2413, 2017. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Variation-aware clock network design methodology for ultra-low voltage (ULV) circuitsXin Zhao, Jeremy R. Tolbert, Chang Liu, Saibal Mukhopadhyay, Sung Kyu Lim. islped 2010: 9-14 [doi] Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generationTaesik Na, Jong Hwan Ko, Saibal Mukhopadhyay. date 2017: 1504-1509 [doi] Slew-aware clock tree design for reliable subthreshold circuitsJeremy R. Tolbert, Xin Zhao, Sung Kyu Lim, Saibal Mukhopadhyay. islped 2009: 15-20 [doi]
The following publications are possibly variants of this publication: