Specification, Planning, and Synthesis in a VHDL Design Environment

Vijay Nagasamy, Neerav Berry, Carlos Dangelo. Specification, Planning, and Synthesis in a VHDL Design Environment. IEEE Design & Test of Computers, 9(2):58-68, 1992. [doi]

Abstract

Abstract is missing.