Toshimasa Namekawa, Shinji Miyano, Ryo Fukuda, Ryo Haga, Osamu Wada, Hironori Banba, Satoru Takeda, Kazuhiro Suda, Kenichiro Mimoto, Satoshi Yamaguchi, Tsutomu Ohkubo, Hiroshi Takato, Kenji Numata. Dynamically shift-switched dataline redundancy suitable for DRAM macro with wide data bus. J. Solid-State Circuits, 35(5):705-712, 2000. [doi]
No references recorded for this publication.
No citations of this publication recorded.